Capability Hardware Enhanced RISC Instructions: CHERI Instruction-Set Architecture (Version 9)

https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-987.html
 
 
Back to Top